Sciweavers

415 search results - page 11 / 83
» On the energy-efficiency of speculative hardware
Sort
View
ASPDAC
2004
ACM
158views Hardware» more  ASPDAC 2004»
14 years 1 months ago
Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures
Abstract-- The power consumption of microprocessors has been increasing in step with the complexity of each progressive generation. In general purpose processors, this is primarily...
Kugan Vivekanandarajah, Thambipillai Srikanthan, S...
ASAP
2006
IEEE
168views Hardware» more  ASAP 2006»
14 years 1 months ago
Dual-Processor Design of Energy Efficient Fault-Tolerant System
A popular approach to guarantee fault tolerance in safety-critical applications is to run the application on two processors. A checkpoint is inserted at the completion of the prim...
Shaoxiong Hua, Pushkin R. Pari, Gang Qu
ISLPED
2010
ACM
206views Hardware» more  ISLPED 2010»
13 years 10 months ago
Energy efficient implementation of parallel CMOS multipliers with improved compressors
Booth encoding is believed to yield faster multiplier designs with higher energy consumption. 16x16-bit Booth and NonBooth multipliers are analyzed in energy and delay space under...
Dursun Baran, Mustafa Aktan, Vojin G. Oklobdzija
ICCAD
2010
IEEE
145views Hardware» more  ICCAD 2010»
13 years 8 months ago
Fuzzy control for enforcing energy efficiency in high-performance 3D systems
3D stacked circuits reduce communication delay in multicore system-on-chips (SoCs) and enable heterogeneous integration of cores, memories, sensors, and RF devices. However, vertic...
Mohamed M. Sabry, Ayse Kivilcim Coskun, David Atie...
CJ
2010
193views more  CJ 2010»
13 years 7 months ago
Energy-Efficient Cloud Computing
Energy efficiency is increasingly important for future information and communication technologies (ICT), because the increased usage of ICT, together with increasing energy costs a...
Andreas Berl, Erol Gelenbe, Marco Di Girolamo, Gio...