Sciweavers

532 search results - page 97 / 107
» Optimal Control Using Bisimulations: Implementation
Sort
View
MEMOCODE
2006
IEEE
14 years 2 months ago
Latency-insensitive design and central repetitive scheduling
The theory of latency-insensitive design (LID) was recently invented to cope with the time closure problem in otherwise synchronous circuits and programs. The idea is to allow the...
Julien Boucaron, Robert de Simone, Jean-Vivien Mil...
ISCA
2003
IEEE
104views Hardware» more  ISCA 2003»
14 years 1 months ago
Token Coherence: Decoupling Performance and Correctness
Many future shared-memory multiprocessor servers will both target commercial workloads and use highly-integrated “glueless” designs. Implementing low-latency cache coherence i...
Milo M. K. Martin, Mark D. Hill, David A. Wood
SIGMETRICS
2000
ACM
177views Hardware» more  SIGMETRICS 2000»
14 years 22 days ago
A case for end system multicast
— The conventional wisdom has been that IP is the natural protocol layer for implementing multicast related functionality. However, more than a decade after its initial proposal,...
Yang-Hua Chu, Sanjay G. Rao, Hui Zhang
CN
2004
104views more  CN 2004»
13 years 8 months ago
Reducing power consumption and enhancing performance by direct slave-to-slave and group communication in Bluetooth WPANs
Bluetooth is a promising wireless technology aiming at supporting electronic devices to be instantly interconnected into short-range ad hoc networks. The Bluetooth medium access c...
Carlos de M. Cordeiro, Sachin Abhyankar, Dharma P....
ISQED
2010
IEEE
141views Hardware» more  ISQED 2010»
14 years 3 months ago
Assessing chip-level impact of double patterning lithography
—Double patterning lithography (DPL) provides an attractive alternative or a supplementary method to enable the 32nm and 22nm process nodes, relative to costlier technology optio...
Kwangok Jeong, Andrew B. Kahng, Rasit Onur Topalog...