Sciweavers

261 search results - page 38 / 53
» Optimal Hardware Pattern Generation for Functional BIST
Sort
View
IEEEPACT
2009
IEEE
14 years 2 months ago
Analytical Modeling of Pipeline Parallelism
Parallel programming is a requirement in the multi-core era. One of the most promising techniques to make parallel programming available for the general users is the use of parall...
Angeles G. Navarro, Rafael Asenjo, Siham Tabik, Ca...
DATE
2006
IEEE
133views Hardware» more  DATE 2006»
14 years 1 months ago
Analysis and synthesis of quantum circuits by using quantum decision diagrams
Quantum information processing technology is in its pioneering stage and no proficient method for synthesizing quantum circuits has been introduced so far. This paper introduces a...
Afshin Abdollahi, Massoud Pedram
DATE
2004
IEEE
103views Hardware» more  DATE 2004»
13 years 11 months ago
A Novel Implementation of Tile-Based Address Mapping
Tile-based data layout has been applied to achieve various objectives such as minimizing cache conflicts and memory row switching activity. In some applications of tilebased mappi...
Sambuddhi Hettiaratchi, Peter Y. K. Cheung
ATS
2009
IEEE
92views Hardware» more  ATS 2009»
13 years 5 months ago
M-IVC: Using Multiple Input Vectors to Minimize Aging-Induced Delay
Negative bias temperature instability (NBTI) has been a significant reliability concern in current digital circuit design due to its effect of increasing the path delay with time a...
Song Jin, Yinhe Han, Lei Zhang 0008, Huawei Li, Xi...
CONEXT
2007
ACM
13 years 9 months ago
Detecting worm variants using machine learning
Network intrusion detection systems typically detect worms by examining packet or flow logs for known signatures. Not only does this approach mean worms cannot be detected until ...
Oliver Sharma, Mark Girolami, Joseph S. Sventek