Sciweavers

208 search results - page 5 / 42
» Optimization of a Retargetable Functional Simulator for Embe...
Sort
View
RTCSA
2006
IEEE
14 years 1 months ago
Integrating Compiler and System Toolkit Flow for Embedded VLIW DSP Processors
To support high-performance and low-power for multimedia applications and for hand-held devices, embedded VLIW DSP processors are of research focus. With the tight resource constr...
Chi Wu, Kun-Yuan Hsieh, Yung-Chia Lin, Chung-Ju Wu...
ICCAD
2000
IEEE
135views Hardware» more  ICCAD 2000»
13 years 12 months ago
Power Optimization of Real-Time Embedded Systems on Variable Speed Processors
Power efficient design of real-time embedded systems based on programmable processors becomes more important as system functionality is increasingly realized through software. Th...
Youngsoo Shin, Kiyoung Choi, Takayasu Sakurai
CODES
2004
IEEE
13 years 11 months ago
Operation tables for scheduling in the presence of incomplete bypassing
Register bypassing is a powerful and widely used feature in modern processors to eliminate certain data hazards. Although complete bypassing is ideal for performance, bypassing ha...
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, ...
CASES
2005
ACM
13 years 9 months ago
Automating custom-precision function evaluation for embedded processors
Due to resource and power constraints, embedded processors often cannot afford dedicated floating-point units. For instance, the IBM PowerPC processor embedded in Xilinx Virtex-...
Ray C. C. Cheung, Dong-U Lee, Oskar Mencer, Wayne ...
ISSS
2002
IEEE
141views Hardware» more  ISSS 2002»
14 years 11 days ago
An Accelerated Datapath Width Optimization Scheme for Area Reduction of Embedded Systems
Datapath width optimization is very effective for reducing the area of a custom-made embedded system. The trivial way of optimization is to iteratively customize, evaluate, and r...
Hiroto Yasuura, Yun Cao, Mohammad Mesbah Uddin