Sciweavers

2703 search results - page 116 / 541
» Optimizing memory transactions
Sort
View
PLDI
2012
ACM
11 years 11 months ago
JANUS: exploiting parallelism via hindsight
This paper addresses the problem of reducing unnecessary conflicts in optimistic synchronization. Optimistic synchronization must ensure that any two concurrently executing trans...
Omer Tripp, Roman Manevich, John Field, Mooly Sagi...
ASPLOS
1998
ACM
14 years 1 months ago
Compiler-Controlled Memory
Optimizations aimed at reducing the impact of memory operations on execution speed have long concentrated on improving cache performance. These efforts achieve a reasonable level...
Keith D. Cooper, Timothy J. Harvey
ASPDAC
2007
ACM
116views Hardware» more  ASPDAC 2007»
14 years 26 days ago
MODLEX: A Multi Objective Data Layout EXploration Framework for Embedded Systems-on-Chip
The memory subsystem is a major contributor to the performance, power, and area of complex SoCs used in feature rich multimedia products. Hence, memory architecture of the embedded...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
VLSID
2002
IEEE
142views VLSI» more  VLSID 2002»
14 years 9 months ago
Address Code and Arithmetic Optimizations for Embedded Systems
An important class of problems used widely in both the embedded systems and scientific domains perform memory intensive computations on large data sets. These data sets get to be ...
J. Ramanujam, Satish Krishnamurthy, Jinpyo Hong, M...
ICMCS
2006
IEEE
105views Multimedia» more  ICMCS 2006»
14 years 2 months ago
Entropy and Memory Constrained Vector Quantization with Separability Based Feature Selection
An iterative model selection algorithm is proposed. The algorithm seeks relevant features and an optimal number of codewords (or codebook size) as part of the optimization. We use...
Sangho Yoon, Robert M. Gray