Sciweavers

2703 search results - page 159 / 541
» Optimizing memory transactions
Sort
View
MTA
2006
115views more  MTA 2006»
13 years 10 months ago
Cache modeling and optimization for portable devices running MPEG-4 video decoder
Abstract There are increasing demands on portable communication devices to run multimedia applications. ISO (an International Organization for Standardization) standard MPEG-4 is a...
Abu Asaduzzaman, Imad Mahgoub
CODES
2006
IEEE
14 years 4 months ago
Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications
The memory subsystem of a complex multiprocessor systemson-chip (MPSoC) is an important contributor to the chip power consumption. The selection of memory architecture, as well as...
Ilya Issenin, Nikil Dutt
DATE
2009
IEEE
122views Hardware» more  DATE 2009»
14 years 4 months ago
Model-based synthesis and optimization of static multi-rate image processing algorithms
Abstract—High computational effort in modern image processing applications like medical imaging or high-resolution video processing often demands for massively parallel special p...
Joachim Keinert, Hritam Dutta, Frank Hannig, Chris...
RTAS
2007
IEEE
14 years 4 months ago
Preemption Threshold Scheduling: Stack Optimality, Enhancements and Analysis
Using preemption threshold scheduling (PTS) in a multi-threaded real-time embedded system reduces system preemptions and hence reduces run-time overhead while still ensuring real-...
Rony Ghattas, Alexander G. Dean
DATE
2007
IEEE
157views Hardware» more  DATE 2007»
14 years 4 months ago
Energy evaluation of software implementations of block ciphers under memory constraints
Software implementations of modern block ciphers often require large lookup tables along with code size increasing optimizations like loop unrolling to reach peak performance on g...
Johann Großschädl, Stefan Tillich, Chri...