Sciweavers

2048 search results - page 308 / 410
» Optimizing pipelines for power and performance
Sort
View
ISSS
1997
IEEE
103views Hardware» more  ISSS 1997»
14 years 6 days ago
Fast and Extensive System-Level Memory Exploration for ATM Applications
In this paper, our memory architecture exploration methodology and CAD techniques for network protocol applications are presented. Prototype tools have been implemented, and appli...
Peter Slock, Sven Wuytack, Francky Catthoor, Gjalt...
ASPDAC
2007
ACM
156views Hardware» more  ASPDAC 2007»
14 years 19 hour ago
Implementation of a Real Time Programmable Encoder for Low Density Parity Check Code on a Reconfigurable Instruction Cell Archit
- This paper presents a real time programmable irregular Low Density Parity Check (LDPC) Encoder as specified in the IEEE P802.16E/D7 standard. The encoder is programmable for fram...
Zahid Khan, Tughrul Arslan
CODES
2004
IEEE
13 years 11 months ago
Multi-objective mapping for mesh-based NoC architectures
In this paper we present an approach to multi-objective exploration of the mapping space of a mesh-based network-on-chip architecture. Based on evolutionary computing techniques, ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi
EDBT
2006
ACM
150views Database» more  EDBT 2006»
13 years 11 months ago
A Framework for Distributed XML Data Management
As data management applications grow more complex, they may need efficient distributed query processing, but also subscription management, data archival etc. To enact such applicat...
Serge Abiteboul, Ioana Manolescu, Emanuel Taropa
DLOG
2007
13 years 10 months ago
Exploiting Conjunctive Queries in Description Logic Programs
We present cq-programs, which enhance nonmonotonic description logics (dl-) programs by conjunctive queries (CQ) and union of conjunctive queries (UCQ) over Description Logics kno...
Thomas Eiter, Giovambattista Ianni, Thomas Krennwa...