Sciweavers

867 search results - page 156 / 174
» Optimizing synthesis with metasketches
Sort
View
DATE
2002
IEEE
137views Hardware» more  DATE 2002»
14 years 3 months ago
Practical Instruction Set Design and Compiler Retargetability Using Static Resource Models
The design of application (-domain) specific instructionset processors (ASIPs), optimized for code size, has traditionally been accompanied by the necessity to program assembly, ...
Qin Zhao, Bart Mesman, Twan Basten
ASPDAC
2009
ACM
117views Hardware» more  ASPDAC 2009»
14 years 3 months ago
Dynamically reconfigurable on-chip communication architectures for multi use-case chip multiprocessor applications
– The phenomenon of digital convergence and increasing application complexity today is motivating the design of chip multiprocessor (CMP) applications with multiple use cases. Mo...
Sudeep Pasricha, Nikil Dutt, Fadi J. Kurdahi
SIGGRAPH
2010
ACM
14 years 2 months ago
Terrain-adaptive bipedal locomotion control
We describe a framework for the automatic synthesis of biped locomotion controllers that adapt to uneven terrain at run-time. The framework consists of two components: a per-foots...
Jia-chi Wu, Zoran Popovic
HPCA
2000
IEEE
14 years 2 months ago
Register Organization for Media Processing
Processor architectures with tens to hundreds of arithmetic units are emerging to handle media processing applications. These applications, such as image coding, image synthesis, ...
Scott Rixner, William J. Dally, Brucek Khailany, P...
ICCAD
2000
IEEE
159views Hardware» more  ICCAD 2000»
14 years 2 months ago
ACTIF: A High-Level Power Estimation Tool for Analog Continuous-Time-Filters
A tool is presented that gives a high-level estimation of the power consumed by an analog continuous-time OTA-C filter when given only high-level input parameters such as dynamic ...
Erik Lauwers, Georges G. E. Gielen