Sciweavers

339 search results - page 23 / 68
» Overview on Low Power SoC Design Technology
Sort
View
DAC
2003
ACM
14 years 8 months ago
Implications of technology scaling on leakage reduction techniques
The impact of technology scaling on three run-time leakage reduction techniques (Input Vector Control, Body Bias Control and Power Supply Gating) is evaluated by determining limit...
Yuh-Fang Tsai, David Duarte, Narayanan Vijaykrishn...
DSD
2004
IEEE
169views Hardware» more  DSD 2004»
13 years 11 months ago
Shift Invert Coding (SINV) for Low Power VLSI
Low power VLSI circuit design is one of the most important issues in present day technology. One of the ways of reducing power in a CMOS circuit is to reduce the number of transit...
Jayapreetha Natesan, Damu Radhakrishnan
DATE
2009
IEEE
229views Hardware» more  DATE 2009»
14 years 2 months ago
Health-care electronics The market, the challenges, the progress
— Exploding health care demands and costs of aging and stressed populations necessitate the use of more in-home monitoring and personalized health care. Electronics hold great pr...
Wolfgang Eberle, Ashwin S. Mecheri, Thi Kim Thoa N...
ERSA
2006
99views Hardware» more  ERSA 2006»
13 years 9 months ago
Low Power Programmable FIR Filtering IP Cores Targeting System-on-a-Reprogrammable-Chip (SoRC)
- This paper presents the design and implementation methodology of some low power programmable FIR filtering IP cores targeting SoRC and compares their performance in term of area,...
Muhammad Akhtar Khan, Abdul Hameed, Ahmet T. Erdog...
APCCAS
2006
IEEE
206views Hardware» more  APCCAS 2006»
14 years 1 months ago
Low Power Pre-Comparison Scheme for NOR-Type 10T Content Addressable Memory
—A pre-comparison scheme is designed by using the NOR-type 10T content addressable memory (CAM) between the match line circuits and the pre-charging circuits. Thereby, several bi...
Po-Tsang Huang, Wei-Keng Chang, Wei Hwang