Sciweavers

339 search results - page 24 / 68
» Overview on Low Power SoC Design Technology
Sort
View
DATE
2007
IEEE
99views Hardware» more  DATE 2007»
14 years 1 months ago
Very wide register: an asymmetric register file organization for low power embedded processors
In current embedded systems processors, multi-ported register files are one of the most power hungry parts of the processor, even when they are clustered. This paper presents a n...
Praveen Raghavan, Andy Lambrechts, Murali Jayapala...
HOTOS
2009
IEEE
13 years 11 months ago
Mobility Changes Everything in Low-Power Wireless Sensornets
The system and network architecture for static sensornets is largely solved today with many stable commercial solutions now available and standardization efforts underway at the I...
Prabal Dutta, David E. Culler
TVLSI
2010
13 years 2 months ago
A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates
Dynamic gates have been excellent choice in the design of high-performance modules in modern microprocessors. The only limitation of dynamic gates is their relatively low noise mar...
Hamed F. Dadgour, Kaustav Banerjee
DSD
2009
IEEE
84views Hardware» more  DSD 2009»
14 years 2 months ago
Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures
— 3D stacked architectures provide significant benefits in performance, footprint and yield. However, vertical stacking increases the thermal resistances, and exacerbates tempe...
Ayse Kivilcim Coskun, Andrew B. Kahng, Tajana Simu...
DAC
1998
ACM
14 years 8 months ago
Reducing Power in High-Performance Microprocessors
Power consumption has become one of the biggest challenges in high-performance microprocessor design. The rapid increase in the complexity and speed of each new CPU generation is ...
Vivek Tiwari, Deo Singh, Suresh Rajgopal, Gaurav M...