Sciweavers

5424 search results - page 10 / 1085
» Parallel Computing with FPGAs - Concepts and Applications
Sort
View
TVLSI
2008
149views more  TVLSI 2008»
13 years 7 months ago
Architectural Modifications to Enhance the Floating-Point Performance of FPGAs
With the density of FPGAs steadily increasing, FPGAs have reached the point where they are capable of implementing complex floating-point applications. However, their general-purpo...
Michael J. Beauchamp, Scott Hauck, Keith D. Underw...
ICCS
2009
Springer
14 years 2 months ago
A Massively Parallel Architecture for Bioinformatics
Abstract. Today’s general purpose computers lack in meeting the requirements on computing performance for standard applications in bioinformatics like DNA sequence alignment, err...
Gerd Pfeiffer, Stefan Baumgart, Jan Schröder,...
IPPS
2007
IEEE
14 years 1 months ago
High-Level Synthesis of HW Tasks Targeting Run-Time Reconfigurable FPGAs
Maik Boden, Thomas Fiebig, Torsten Meibner, Steffe...
IPPS
2007
IEEE
14 years 1 months ago
Preliminary results in accelerating profile HMM search on FPGAs
Arpith C. Jacob, Joseph M. Lancaster, Jeremy D. Bu...
CODES
2005
IEEE
14 years 1 months ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...