Sciweavers

7092 search results - page 1383 / 1419
» Parallelizing constraint programs
Sort
View
GLVLSI
2003
IEEE
119views VLSI» more  GLVLSI 2003»
14 years 1 months ago
Simultaneous peak and average power minimization during datapath scheduling for DSP processors
The use of multiple supply voltages for energy and average power reduction is well researched and several works have appeared in the literature. However, in low power design using...
Saraju P. Mohanty, N. Ranganathan, Sunil K. Chappi...
MICRO
2003
IEEE
258views Hardware» more  MICRO 2003»
14 years 1 months ago
LLVA: A Low-level Virtual Instruction Set Architecture
A virtual instruction set architecture (V-ISA) implemented via a processor-specific software translation layer can provide great flexibility to processor designers. Recent examp...
Vikram S. Adve, Chris Lattner, Michael Brukman, An...
WORDS
2003
IEEE
14 years 1 months ago
ORB Middleware Evolution for Networked Embedded Systems
Standards-based COTS middleware has been shown to be effective in meeting a range of functional and QoS requirements for distributed real-time and embedded (DRE) systems. Each sta...
Christopher D. Gill, Venkita Subramonian, Jeff Par...
ISLPED
2003
ACM
197views Hardware» more  ISLPED 2003»
14 years 1 months ago
Analyzing the energy consumption of security protocols
Security is critical to a wide range of wireless data applications and services. While several security mechanisms and protocols have been developed in the context of the wired In...
Nachiketh R. Potlapally, Srivaths Ravi, Anand Ragh...
SIGMETRICS
2003
ACM
129views Hardware» more  SIGMETRICS 2003»
14 years 1 months ago
Run-time modeling and estimation of operating system power consumption
The increasing constraints on power consumption in many computing systems point to the need for power modeling and estimation for all components of a system. The Operating System ...
Tao Li, Lizy Kurian John
« Prev « First page 1383 / 1419 Last » Next »