Sciweavers

193 search results - page 17 / 39
» Patching Processor Design Errors
Sort
View
DAC
2002
ACM
14 years 9 months ago
Timed compiled-code simulation of embedded software for performance analysis of SOC design
In this paper, a new timing generation method is proposed for the performance analysis of embedded software. The time stamp generation of I/O accesses is crucial to performance es...
Jong-Yeol Lee, In-Cheol Park
DATE
2007
IEEE
80views Hardware» more  DATE 2007»
14 years 2 months ago
Engineering trust with semantic guardians
The ability to guarantee the functional correctness of digital integrated circuits and, in particular, complex microprocessors, is a key task in the production of secure and trust...
Ilya Wagner, Valeria Bertacco
SENSYS
2006
ACM
14 years 2 months ago
The design and implementation of a self-calibrating distributed acoustic sensing platform
We present the design, implementation, and evaluation of the Acoustic Embedded Networked Sensing Box (ENSBox), a platform for prototyping rapid-deployable distributed acoustic sen...
Lewis Girod, Martin Lukac, Vlad Trifa, Deborah Est...
ISSS
1999
IEEE
120views Hardware» more  ISSS 1999»
14 years 27 days ago
RTGEN: An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions
Abstract--Reservation Tables (RTs) have long been used to detect conflicts between operations that simultaneously access the same architectural resource. Traditionally, these RTs h...
Peter Grun, Ashok Halambi, Nikil D. Dutt, Alexandr...
CODES
1998
IEEE
14 years 26 days ago
Communication synthesis and HW/SW integration for embedded system design
The implementation of codesign applications generally requires the use of heterogeneous resources (e.g., processor cores, hardware accelerators) in one system. Interfacing hardwar...
Guy Gogniat, Michel Auguin, Luc Bianco, Alain Pega...