Sciweavers

351 search results - page 37 / 71
» Plug-and-Play Architectural Design and Verification
Sort
View
CORR
2010
Springer
69views Education» more  CORR 2010»
13 years 7 months ago
Extending INET Framework for Directional and Asymmetrical Wireless Communications
This paper reports our work on extending the OMNeT++ INET Framework with a directional radio model, putting a special emphasis on the implementation of asymmetrical communications...
Paula Uribe, Juan Carlos Maureira Bravo, Olivier D...
VLSID
2009
IEEE
155views VLSI» more  VLSID 2009»
14 years 10 months ago
Unified Challenges in Nano-CMOS High-Level Synthesis
: The challenges in nano-CMOS circuit design include the following: variability, leakage, power, thermals, reliability, and yield. This talk will focus on interdependent considerat...
Saraju P. Mohanty
DAC
2006
ACM
14 years 3 months ago
A reconfigurable design-for-debug infrastructure for SoCs
In this paper we present a Design-for-Debug (DFD) reconfigurable infrastructure for SoCs to support at-speed in-system functional debug. A distributed reconfigurable fabric insert...
Miron Abramovici, Paul Bradley, Kumar N. Dwarakana...
MICRO
1999
IEEE
105views Hardware» more  MICRO 1999»
14 years 2 months ago
DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design
Building a high-performance microprocessor presents many reliability challenges. Designers must verify the correctness of large complex systems and construct implementations that ...
Todd M. Austin
DAC
1996
ACM
14 years 1 months ago
Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design
A novel methodology for circuit design and automatic layout generation is proposed for a class of mixed-signal circuits in presence of layout parasitics and substrate induced nois...
Paolo Miliozzi, Iasson Vassiliou, Edoardo Charbon,...