Sciweavers

178 search results - page 4 / 36
» Power Compiler: A Gate-Level Power Optimization and Synthesi...
Sort
View
DAC
1998
ACM
13 years 11 months ago
Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions
We present a technique for synthesizing power- as well as area-optimized circuits from hierarchical data flow graphs under throughput constraints. We allow for the use of complex...
Ganesh Lakshminarayana, Niraj K. Jha
CASES
2007
ACM
13 years 11 months ago
Performance-driven syntax-directed synthesis of asynchronous processors
The development of robust and efficient synthesis tools is important if asynchronous design is to gain more widespread acceptance. Syntax-directed translation is a powerful synthe...
Luis A. Plana, Doug A. Edwards, Sam Taylor, Luis A...
DATE
2006
IEEE
82views Hardware» more  DATE 2006»
14 years 1 months ago
Power-aware compilation for embedded processors with dynamic voltage scaling and adaptive body biasing capabilities
Traditionally, active power has been the primary source of power dissipation in CMOS designs. Although, leakage power is becoming increasingly more important as technology feature...
Po-Kuan Huang, Soheil Ghiasi
DAGSTUHL
2007
13 years 9 months ago
Compiler-based Software Power Peak Elimination on Smart Card Systems
Abstract. RF-powered smart cards are widely used in different application areas today. For smart cards not only performance is an important attribute, but also the power consumed ...
Matthias Grumer, Manuel Wendt, Christian Steger, R...