1238 search results - page 100 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
189
click to vote
HIPEAC
2010
Springer
15 years 8 months ago
2010
Springer
Abstract. Customizable processors augmented with application-specific Instruction Set Extensions (ISEs) have begun to gain traction in recent years. The most effective ISEs include...
161
click to vote
ISLPED
2010
ACM
15 years 6 months ago
2010
ACM
Runtime characteristics of individual threads (such as IPC, cache usage, etc.) are a critical factor in making efficient scheduling decisions in modern chip-multiprocessor systems...
223
click to vote
DATE
2005
IEEE
15 years 11 months ago
2005
IEEE
When applying Dynamic Power Management (DPM) technique to pervasively deployed embedded systems, the technique needs to be very efficient so that it is feasible to implement the t...
194
click to vote
ASPLOS
2004
ACM
15 years 11 months ago
2004
ACM
Increased integration in the form of multiple processor cores on a single die, relatively constant die sizes, shrinking power envelopes, and emerging applications create a new cha...
159
click to vote
ISLPED
2003
ACM
15 years 11 months ago
2003
ACM
In this paper, we investigate methods for improving the hit rates in the first level of memory hierarchy. Particularly, we propose victim cache structures to reduce the number of ...