Sciweavers

1238 search results - page 109 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
VLSID
2004
IEEE
107views VLSI» more  VLSID 2004»
16 years 6 months ago
Performance Analysis of Inter Cluster Communication Methods in VLIW Architecture
With increasing demands for high performance by embedded systems, especially by digital signal processing applications, embedded processors must increase available instruction lev...
Sourabh Saluja, Anshul Kumar
DATE
2003
IEEE
105views Hardware» more  DATE 2003»
15 years 11 months ago
Detecting Soft Errors by a Purely Software Approach: Method, Tools and Experimental Results
In this paper is described a software technique allowing to detect soft errors occurring in processor-based digital architectures. The detection mechanism is based on a set of rul...
B. Nicolescu, Raoul Velazco
FPL
2006
Springer
115views Hardware» more  FPL 2006»
15 years 9 months ago
Executing Hardware as Parallel Software for Picoblaze Networks
Multi-processor architectures have gained interest recently because of their ability to exploit programmable silicon parallelism at acceptable power-efficiency figures. Despite th...
Pengyuan Yu, Patrick Schaumont
DAC
2006
ACM
16 years 4 days ago
A systematic method for functional unit power estimation in microprocessors
We present a new method for mathematically estimating the active unit power of functional units in modern microprocessors such as the Pentium 4 family. Our method leverages the ph...
Wei Wu, Lingling Jin, Jun Yang 0002, Pu Liu, Sheld...
ASAP
2010
IEEE
315views Hardware» more  ASAP 2010»
15 years 4 months ago
A compact FPGA-based architecture for elliptic curve cryptography over prime fields
Abstract--This paper proposes an FPGA-based applicationspecific elliptic curve processor over a prime field. This research targets applications for which compactness is more import...
Jo Vliegen, Nele Mentens, Jan Genoe, An Braeken, S...