Sciweavers

1238 search results - page 17 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
ARCS
2008
Springer
13 years 11 months ago
Hybrid Parallel Sort on the Cell Processor
: Sorting large data sets has always been an important application, and hence has been one of the benchmark applications on new parallel architectures. We present a parallel sortin...
Jörg Keller, Christoph W. Kessler, Kalle K&ou...
GI
2009
Springer
13 years 7 months ago
Implementation of an effective non-bonded interactions kernel for biomolecular simulations on the Cell processor
Abstract: In biomolecular simulations intensive computations are spent in nonbonded interactions kernels, i.e., electrostatic interactions. Therefore this part can be considered as...
Horacio Emilio Pérez Sánchez, Wolfga...
VLSID
1993
IEEE
133views VLSI» more  VLSID 1993»
14 years 1 months ago
An Area-Efficient Systolic Architecture for Real-Time VLSI Finite Impulse Response Filters
An area-eficzent systolic architecture for realtime, programmable-coeBcient jinite impulse response (FIR)filters is presented. A technique called pipelined clustering is introduce...
V. Visvanathan, Nibedita Mohanty, S. Ramanathan
DAC
2008
ACM
14 years 10 months ago
Miss reduction in embedded processors through dynamic, power-friendly cache design
Today, embedded processors are expected to be able to run complex, algorithm-heavy applications that were originally designed and coded for general-purpose processors. As a result...
Garo Bournoutian, Alex Orailoglu
CCGRID
2008
IEEE
14 years 4 months ago
A Performance Study of Secure Data Mining on the Cell Processor
— This paper examines the potential of the Cell processor as a platform for secure data mining on the future volunteer computing systems. Volunteer computing platforms have the p...
Hong Wang 0006, Hiroyuki Takizawa, Hiroaki Kobayas...