1238 search results - page 88 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
173
click to vote
ISCA
2005
IEEE
15 years 11 months ago
2005
IEEE
One of the most important problems faced by microarchitecture designers is the poor scalability of some of the current solutions with increased clock frequencies and wider pipelin...
284
click to vote
FMCAD
1998
Springer
15 years 10 months ago
1998
Springer
We present a new approach to the verification of hardware systems with data dependencies using temporal logic symbolic model checking. As a benchmark we take Tomasulo's algori...
170
click to vote
ECOOP
2008
Springer
15 years 7 months ago
2008
Springer
Abstract. The paradigm shift in processor design from monolithic processors to multicore has renewed interest in programming models that facilitate parallelism. While multicores ar...
140
Voted
DATE
2004
IEEE
15 years 9 months ago
2004
IEEE
We present the design exploration of a System-on-Chip architecture dedicated to the implementation of the HIPERLAN/2 communication protocol. The task was accomplished by means of ...
167
Voted
ICS
2007
Tsinghua U.
16 years 7 days ago
2007
Tsinghua U.
The register file is one of the most critical datapath components limiting the number of threads that can be supported on a Simultaneous Multithreading (SMT) processor. To allow t...