1238 search results - page 95 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
166
click to vote
ICCD
2003
IEEE
16 years 3 months ago
2003
IEEE
With the circuit density available in today’s ASIC design systems, increased integration is possible creating more complexity in the design of a System on a Chip (SoC). IBM’s ...
160
click to vote
DATE
2003
IEEE
15 years 11 months ago
2003
IEEE
This paper presents a new algorithm for on-the-fly data compression in high performance VLIW processors. The algorithm aggressively targets energy minimization of some of the domi...
187
click to vote
ITC
2003
IEEE
15 years 11 months ago
2003
IEEE
Scan-based architectures, though widely used in modern designs, are expensive in power consumption. In this paper, we present a new technique that allows to design power-optimized...
164
click to vote
FPGA
2004
ACM
15 years 11 months ago
2004
ACM
The speedup over a microprocessor that can be achieved by implementing some programs on an FPGA has been extensively reported. This paper presents an analysis, both quantitative a...
170
click to vote
PROCEDIA
2010
15 years 26 days ago
2010
High performance computing with low cost machines becomes a reality with GPU. Unfortunately, high performances are achieved when the programmer exploits the architectural specific...