Sciweavers

390 search results - page 22 / 78
» Power system on a chip (PSoC)
Sort
View
CASES
2006
ACM
14 years 2 months ago
Improving the performance and power efficiency of shared helpers in CMPs
Technology scaling trends have forced designers to consider alternatives to deeply pipelining aggressive cores with large amounts of performance accelerating hardware. One alterna...
Anahita Shayesteh, Glenn Reinman, Norman P. Jouppi...
FDL
2003
IEEE
14 years 4 months ago
Dynamic Power Management of an AMBA-based Platform in SystemC
With System on Chip low power constraints becoming increasingly important, emphasis is moving to architectural level, optimum memory organisation and system run time management. T...
Massimo Conti, Marco Caldari, Simone Orcioni
ICCD
2001
IEEE
106views Hardware» more  ICCD 2001»
14 years 7 months ago
A Low-Power Cache Design for CalmRISCTM-Based Systems
Lowering power consumption in microprocessors, whether used in portables or not, has now become one of the most critical design concerns. On-chip cache memories tend to occupy dom...
Sangyeun Cho, Wooyoung Jung, Yongchun Kim, Seh-Woo...
DATE
2006
IEEE
123views Hardware» more  DATE 2006»
14 years 4 months ago
Networks on chips for high-end consumer-electronics TV system architectures
Consumer electronics products, such as high-end (digital) TVs, contain complex systems on chip (SOC) that offer high computational performance at low cost. Traditionally, these SO...
Frits Steenhof, Harry Duque, Björn Nilsson, K...
APCCAS
2006
IEEE
264views Hardware» more  APCCAS 2006»
14 years 4 months ago
FPGA-Based Design of a Pulsed-OFDM System
—An enhancement to the MB-OFDM system, known as Pulsed-OFDM, has been proposed to reduce the complexity and power consumption of the transceiver without sacrificing performance. ...
Kai-Chuan Chang, Gerald E. Sobelman