Sciweavers

614 search results - page 86 / 123
» Predicting memory use from a class diagram using dynamic inf...
Sort
View
MICRO
2009
IEEE
133views Hardware» more  MICRO 2009»
14 years 3 months ago
A tagless coherence directory
A key challenge in architecting a CMP with many cores is maintaining cache coherence in an efficient manner. Directory-based protocols avoid the bandwidth overhead of snoop-based ...
Jason Zebchuk, Vijayalakshmi Srinivasan, Moinuddin...
EWSN
2004
Springer
14 years 8 months ago
A Novel Mechanism for Routing in Highly Mobile ad hoc Sensor Networks
This paper describes a novel routing mechanism for a network of highly mobile sensor nodes that routes data over dynamically changing topologies, using only information from neares...
Jane Tateson, Ian W. Marshall
HPDC
2002
IEEE
14 years 2 months ago
Distributed Computing with Load-Managed Active Storage
One approach to high-performance processing of massive data sets is to incorporate computation into storage systems. Previous work has shown that this active storage model is effe...
Rajiv Wickremesinghe, Jeffrey S. Chase, Jeffrey Sc...
ASPLOS
2006
ACM
14 years 3 months ago
Geiger: monitoring the buffer cache in a virtual machine environment
Virtualization is increasingly being used to address server management and administration issues like flexible resource allocation, service isolation and workload migration. In a...
Stephen T. Jones, Andrea C. Arpaci-Dusseau, Remzi ...
ISCAS
2007
IEEE
94views Hardware» more  ISCAS 2007»
14 years 3 months ago
Fundamental Bounds on Power Reduction during Data-Retention in Standby SRAM
Abstract— We study leakage-power reduction in standby random access memories (SRAMs) during data-retention. An SRAM cell requires a minimum critical supply voltage (DRV) above wh...
Animesh Kumar, Huifang Qin, Prakash Ishwar, Jan M....