Sciweavers

2700 search results - page 125 / 540
» Processor Architectures for Ontogenesis
Sort
View
CATA
2004
15 years 5 months ago
The Instruction Execution Mechanism for Responsive Multithreaded Processor
This paper describes the instruction execution mechanism of Responsive Multithreaded (RMT) Processor for distributed real-time processing. The execution order of each thread is co...
Tstomu Itou, Nobuyuki Yamasaki
169
Voted
ANCS
2009
ACM
15 years 2 months ago
OASis: towards extensible open-architecture services platforms
In this paper, we propose an extensible Open-Architecture Services platform (OASis) for high-performance network processing. OASis embraces recent advances of open technologies, i...
Yaxuan Qi, Fei He, Xiang Wang, Xinming Chen, Yibo ...
DAC
2009
ACM
16 years 5 months ago
Efficient program scheduling for heterogeneous multi-core processors
Heterogeneous multicore processors promise high execution efficiency under diverse workloads, and program scheduling is critical in exploiting this efficiency. This paper present...
Jian Chen, Lizy Kurian John
DATE
2008
IEEE
75views Hardware» more  DATE 2008»
15 years 11 months ago
A low-cost concurrent error detection technique for processor control logic
This paper presents a concurrent error detection technique targeted towards control logic in a processor with emphasis on low area overhead. Rather than detect all modeled transie...
Ramtilak Vemu, Abhijit Jas, Jacob A. Abraham, Srin...
IPPS
2006
IEEE
15 years 10 months ago
An automated development framework for a RISC processor with reconfigurable instruction set extensions
By coupling a reconfigurable hardware to a standard processor, high levels of flexibility and adaptability are achieved. However, this approach requires modifications to the compi...
Nikolaos Vassiliadis, George Theodoridis, Spiridon...