Sciweavers

375 search results - page 5 / 75
» RTL power estimation and optimization
Sort
View
123
Voted
DATE
2005
IEEE
98views Hardware» more  DATE 2005»
15 years 9 months ago
Hardware Accelerated Power Estimation
In this paper, we present power emulation, a novel design paradigm that utilizes hardware acceleration for the purpose of fast power estimation. Power emulation is based on the ob...
Joel Coburn, Srivaths Ravi, Anand Raghunathan
143
Voted
ICCD
2005
IEEE
165views Hardware» more  ICCD 2005»
16 years 15 days ago
Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation
Presently, Architecture Description Languages (ADLs) are widely used to raise the abstraction level of the design space exploration of Application Specific Instruction-set Proces...
Ernst Martin Witte, Anupam Chattopadhyay, Oliver S...
125
Voted
ASPDAC
2006
ACM
140views Hardware» more  ASPDAC 2006»
15 years 9 months ago
A cycle accurate power estimation tool
- Power consumption is one of the major challenges in VLSI Design. Power constrained designs need tools to accurately predict the power consumption and provide feedback to designer...
Rajat Chaudhry, Daniel L. Stasiak, Stephen D. Posl...
146
Voted
IPPS
2006
IEEE
15 years 9 months ago
A high level SoC power estimation based on IP modeling
Current electronic system design requires to be concerned with power consumption consideration. However, in a lot of design tools, the application power consumption budget is esti...
David Elléouet, Nathalie Julien, Dominique ...
116
Voted
ISVLSI
2007
IEEE
160views VLSI» more  ISVLSI 2007»
15 years 10 months ago
On the Limitations of Power Macromodeling Techniques
Although RTL power macromodeling is a mature research topic, it is not yet broadly accepted in the industrial environment. One of the main reasons impairing its widespread use as ...
Felipe Klein, Guido Araujo, Rodolfo Azevedo, Rober...