1179 search results - page 58 / 236 » Relative Timing Based Verification of Timed Circuits and Sys... |
131
Voted
ISCAS
1999
IEEE
15 years 8 months ago
1999
IEEE
The main objectives of Built-In Self Test (BIST) are the design of test pattern generator circuits which achieve the highest fault coverage, require the shortest sequence of test ...
131
Voted
DAC
2006
ACM
16 years 4 months ago
2006
ACM
Pareto surfaces in the performance space determine the range of feasible performance values for a circuit topology in a given technology. We present a non-dominated sorting based ...
166
Voted
Publication
While objects of our focus of attention (“where we are looking at”) and accompanying affective responses to those objects is part of our daily experience, little research exis...
112
Voted
DASFAA
2005
IEEE
15 years 9 months ago
2005
IEEE
In an increasingly multilingual world, it is critical that information management tools organically support the simultaneous use of multiple natural languages. A pre-requisite for ...
136
Voted
ICCAD
1999
IEEE
15 years 8 months ago
1999
IEEE
In this paper we consider the important problem of noise analysis of non-autonomous nonlinear RF circuits in presence of input signal phase noise. We formulate this problem as a s...