Sciweavers

14558 search results - page 2684 / 2912
» Resources
Sort
View
AINA
2010
IEEE
15 years 11 months ago
Encoding and Compression for the Devices Profile for Web Services
—Most solutions for Wireless Sensor Networks (WSN) come equipped with their own architectural concepts which raise the problem of possible incompatibility of computer networks an...
Guido Moritz, Dirk Timmermann, Regina Stoll, Frank...
DATE
2010
IEEE
113views Hardware» more  DATE 2010»
15 years 11 months ago
PM-COSYN: PE and memory co-synthesis for MPSoCs
—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory...
Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang
DATE
2010
IEEE
154views Hardware» more  DATE 2010»
15 years 11 months ago
A method to remove deadlocks in Networks-on-Chips with Wormhole flow control
Networks-on-Chip (NoCs) are a promising interconnect paradigm to address the communication bottleneck of Systems-on-Chip (SoCs). Wormhole flow control is widely used as the trans...
Ciprian Seiculescu, Srinivasan Murali, Luca Benini...
171
Voted
DATE
2010
IEEE
149views Hardware» more  DATE 2010»
15 years 11 months ago
Integrated end-to-end timing analysis of networked AUTOSAR-compliant systems
—As Electronic Control Units (ECUs) and embedded software functions within an automobile keep increasing in number, the scale and complexity of automotive embedded systems is gro...
Karthik Lakshmanan, Gaurav Bhatia, Ragunathan Rajk...
146
Voted
GLVLSI
2010
IEEE
171views VLSI» more  GLVLSI 2010»
15 years 11 months ago
Timing-driven variation-aware nonuniform clock mesh synthesis
Clock skew variations adversely affect timing margins, limiting performance, reducing yield, and may also lead to functional faults. Non-tree clock distribution networks, such as ...
Ameer Abdelhadi, Ran Ginosar, Avinoam Kolodny, Eby...
« Prev « First page 2684 / 2912 Last » Next »