Sciweavers

1566 search results - page 275 / 314
» Saving Space in a Time Efficient Simulation Algorithm
Sort
View
PERCOM
2003
ACM
14 years 7 months ago
Location Aware Resource Management in Smart Homes
Abstract-- The rapid advances in a wide range of wireless access technologies along with the efficient use of smart spaces have already set the stage for development of smart homes...
Abhishek Roy, Soumya K. Das Bhaumik, Amiya Bhattac...
ASAP
2005
IEEE
121views Hardware» more  ASAP 2005»
14 years 1 months ago
Using TLM for Exploring Bus-based SoC Communication Architectures
As billion transistor System-on-chips (SoC) become commonplace and design complexity continues to increase, designers are faced with the daunting task of meeting escalating design...
Sudeep Pasricha, Mohamed Ben-Romdhane
ICCAD
2004
IEEE
147views Hardware» more  ICCAD 2004»
14 years 4 months ago
Interval-valued reduced order statistical interconnect modeling
9, IO]. However, unlike the case with static timing, it is not so easy We show how recent advances in the handling of correlated interval representations of range uncertainty can b...
James D. Ma, Rob A. Rutenbar
DATE
2004
IEEE
119views Hardware» more  DATE 2004»
13 years 11 months ago
MINCE: Matching INstructions Using Combinational Equivalence for Extensible Processor
Designing custom-extensible instructions for Extensible Processors1 is a computationally complex task because of the large design space. The task of automatically matching candida...
Newton Cheung, Sri Parameswaran, Jörg Henkel,...
DAC
2003
ACM
14 years 8 months ago
Multilevel global placement with retiming
Multiple clock cycles are needed to cross the global interconnects for multi-gigahertz designs in nanometer technologies. For synchronous designs, this requires retiming and pipel...
Jason Cong, Xin Yuan