Sciweavers

433 search results - page 3 / 87
» Scale in Chip Interconnect requires Network Technology
Sort
View
TC
2008
13 years 7 months ago
Adaptive Channel Buffers in On-Chip Interconnection Networks - A Power and Performance Analysis
On-chip interconnection networks (OCINs) have emerged as a modular and scalable solution for wire delay constraints in deep submicron VLSI design. OCIN research has shown that the ...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri
EUC
2008
Springer
13 years 9 months ago
Communications via Systems-on-Chips Clustering in Large-Scaled Sensor Networks
In this paper, we have proposed a framework of systems-on-chips clustering in application to complicated sensor networks. The framework can be applied to address the communication ...
Sharon Fan, Jeffrey Fan, Kia Makki, Niki Pissinou
ICCD
2004
IEEE
107views Hardware» more  ICCD 2004»
14 years 4 months ago
Network-on-Chip: The Intelligence is in The Wire
In this paper we describe how Network-on-Chip (NoC) will be the next major challenge to implementing complex and function-rich applications in advanced manufacturing processes at ...
Gérard Mas, Philippe Martin
EDCC
2008
Springer
13 years 9 months ago
A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR
The ongoing technological advances in the semiconductor industry make Multi-Processor System-on-a-Chips (MPSoCs) more attractive, because uniprocessor solutions do not scale satis...
Roman Obermaisser, Hubert Kraut, Christian El Sall...
MDM
2007
Springer
137views Communications» more  MDM 2007»
14 years 1 months ago
Infrastructure for Data Processing in Large-Scale Interconnected Sensor Networks
Abstract—With the price of wireless sensor technologies diminishing rapidly we can expect large numbers of autonomous sensor networks being deployed in the near future. These sen...
Karl Aberer, Manfred Hauswirth, Ali Salehi