Sciweavers

1210 search results - page 16 / 242
» Secure Logic Synthesis
Sort
View
CAV
2006
Springer
164views Hardware» more  CAV 2006»
13 years 11 months ago
Allen Linear (Interval) Temporal Logic - Translation to LTL and Monitor Synthesis
The relationship between two well established formalisms for temporal reasoning is first investigated, namely between Allen's interval algebra (or Allen's temporal logic,...
Grigore Rosu, Saddek Bensalem
ISPD
2003
ACM
88views Hardware» more  ISPD 2003»
14 years 25 days ago
Synthesis and placement flow for gain-based programmable regular fabrics
In this paper we present the Gain-based Logic Block Array (GLA), a new via-programmable regular fabric. GLA is an array of Gainbased Logic Blocks (GLBs). The GLB is a semi-univers...
Bo Hu, Hailin Jiang, Qinghua Liu, Malgorzata Marek...
DAC
2005
ACM
13 years 9 months ago
Multiplexer restructuring for FPGA implementation cost reduction
This paper presents a novel synthesis algorithm that reduces the area needed for implementing multiplexers on an FPGA by an average of 18%. This is achieved by reducing the number...
Paul Metzgen, Dominic Nancekievill
FPGA
2005
ACM
158views FPGA» more  FPGA 2005»
14 years 1 months ago
Automated synthesis for asynchronous FPGAs
We present an automatic logic synthesis method targeted for highperformance asynchronous FPGA (AFPGA) architectures. Our method transforms sequential programs as well as high-leve...
Song Peng, David Fang, John Teifel, Rajit Manohar
IV
2009
IEEE
124views Visualization» more  IV 2009»
14 years 2 months ago
Needs Assessment for the Design of Information Synthesis Visual Analytics Tools
Information synthesis is a key portion of the analysis process with visual analytics tools. This stage of work requires users to collect, organize, and add meaning to individual a...
Anthony C. Robinson