Sciweavers

376 search results - page 31 / 76
» Self-Assembled Circuit Patterns
Sort
View
ISCAS
2006
IEEE
100views Hardware» more  ISCAS 2006»
14 years 1 months ago
Dynamic control of spinal locomotion circuits
We show that an ongoing locomotor pattern can that the physiology of the lamprey's spinal system generalizes to be modulated by application of discrete electrical stimuli to l...
R. Jacob Vogelstein, Ralph Etienne-Cummings, Nitis...
DAC
1997
ACM
13 years 11 months ago
STARBIST: Scan Autocorrelated Random Pattern Generation
This paper presents a new scan-based BIST scheme which achieves very high fault coverage without the deficiencies of previously proposed schemes. This approach utilizes scan order...
Kun-Han Tsai, Sybille Hellebrand, Janusz Rajski, M...
TCAD
2002
106views more  TCAD 2002»
13 years 7 months ago
Design of hierarchical cellular automata for on-chip test pattern generator
This paper introduces the concept of hierarchical cellular automata (HCA). The theory of HCA is developed over the Galois extension field (2 ), where each cell of the CA can store ...
Biplab K. Sikdar, Niloy Ganguly, Parimal Pal Chaud...
ETS
2009
IEEE
79views Hardware» more  ETS 2009»
13 years 5 months ago
Concurrent Self-Test with Partially Specified Patterns for Low Test Latency and Overhead
Structural on-line self-test may be performed to detect permanent faults and avoid their accumulation. This paper improves concurrent BIST techniques based on a deterministic test ...
Michael A. Kochte, Christian G. Zoellin, Hans-Joac...
EDCC
2005
Springer
14 years 1 months ago
Efficient Single-Pattern Fault Simulation on Structurally Synthesized BDDs
Abstract. Current paper proposes an efficient alternative for traditional gatelevel fault simulation. The authors explain how Structurally Synthesized Binary Decision Diagrams (SSB...
Jaan Raik, Raimund Ubar, Sergei Devadze, Artur Jut...