Sciweavers

4126 search results - page 750 / 826
» Set based logic programming
Sort
View
ISCAS
2002
IEEE
154views Hardware» more  ISCAS 2002»
14 years 19 days ago
Architectural approaches to reduce leakage energy in caches
In this paper, we present two methods to reduce leakage energy by dynamically resizing the cache during program execution. The first method monitors the miss rate of the individua...
S. H. Tadas, C. Chakrabarti
ISSRE
2002
IEEE
14 years 18 days ago
Inter-Class Mutation Operators for Java
The effectiveness of mutation testing depends heavily on the types of faults that the mutation operators are designed to represent. Therefore, the quality of the mutation operator...
Yu-Seung Ma, Yong Rae Kwon, Jeff Offutt
SLE
2009
Springer
14 years 7 days ago
Closing the Gap between Modelling and Java
Abstract. Model-Driven Software Development is based on standardised models that are refined, transformed and eventually translated into executable code using code generators. How...
Florian Heidenreich, Jendrik Johannes, Mirko Seife...
DAC
1999
ACM
14 years 15 hour ago
Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design
As the CMOS technology enters the deep submicron design era, the lateral inter-wire coupling capacitance becomes the dominant part of load capacitance and makes RC delay on the bu...
Joon-Seo Yim, Chong-Min Kyung
ICPP
1999
IEEE
13 years 12 months ago
Impact on Performance of Fused Multiply-Add Units in Aggressive VLIW Architectures
Loops are the main time consuming part of programs based on floating point computations. The performance of the loops is limited either by recurrences in the computation or by the...
David López, Josep Llosa, Eduard Ayguad&eac...