Sciweavers

1304 search results - page 207 / 261
» Simulation of Soliton Circuits
Sort
View
INFOCOM
2009
IEEE
14 years 3 months ago
Time Slicing in Mobile TV Broadcast Networks with Arbitrary Channel Bit Rates
Abstract—Mobile TV networks have received significant attention from the industry and academia, as they have already been deployed in several countries and their expected market...
Cheng-Hsin Hsu, Mohamed Hefeeda
DATE
2008
IEEE
170views Hardware» more  DATE 2008»
14 years 3 months ago
ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis
In this paper, we present a novel simulation approach for power grid network analysis. The new approach, called ETBR for extended truncated balanced realization, is based on model...
Duo Li, Sheldon X.-D. Tan, Bruce McGaughy
VTS
2007
IEEE
95views Hardware» more  VTS 2007»
14 years 3 months ago
Delay Test Quality Evaluation Using Bounded Gate Delays
: Conventionally, path delay tests are derived in a delay-independent manner, which causes most faults to be robustly untestable. Many non-robust tests are found but, in practice, ...
Soumitra Bose, Vishwani D. Agrawal
ISCAS
2007
IEEE
113views Hardware» more  ISCAS 2007»
14 years 3 months ago
A Low Power 4-bit Interleaved Burst Sampling ADC for Sub-GHz Impulse UWB Radio
Abstract—This paper presents a low power 4-bit ADC for subGHz Ultra Wideband (UWB) receivers. The power efficiency is achieved by taking advantage of the low duty cycle feature o...
Xiaodong Zhang, Magdy Bayoumi
HPCA
2005
IEEE
14 years 2 months ago
Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems
As microprocessors become increasingly interconnected, the power consumed by the interconnection network can no longer be ignored. Moreover, with demand for link bandwidth increas...
Xuning Chen, Li-Shiuan Peh, Gu-Yeon Wei, Yue-Kai H...