Sciweavers

256 search results - page 29 / 52
» Speculative Versioning Cache
Sort
View
WMCSA
2009
IEEE
14 years 2 months ago
Planning ahead: techniques for simplifying mobile service use
Interacting with mobile applications and services remains difficult for users because of the impact of mobility on both device capabilities and the cognitive resources of users. I...
Michael Harding, Oliver Storz, Nigel Davies, Adria...
DATE
2007
IEEE
174views Hardware» more  DATE 2007»
14 years 2 months ago
ATLAS: a chip-multiprocessor with transactional memory support
Chip-multiprocessors are quickly becoming popular in embedded systems. However, the practical success of CMPs strongly depends on addressing the difficulty of multithreaded appli...
Njuguna Njoroge, Jared Casper, Sewook Wee, Yuriy T...
ISCA
2006
IEEE
158views Hardware» more  ISCA 2006»
14 years 1 months ago
Memory Model = Instruction Reordering + Store Atomicity
We present a novel framework for defining memory models in terms of two properties: thread-local Instruction Reordering axioms and Store Atomicity, which describes inter-thread c...
Arvind, Jan-Willem Maessen
MICRO
2006
IEEE
103views Hardware» more  MICRO 2006»
14 years 1 months ago
NoSQ: Store-Load Communication without a Store Queue
This paper presents NoSQ (short for No Store Queue), a microarchitecture that performs store-load communication without a store queue and without executing stores in the outof-ord...
Tingting Sha, Milo M. K. Martin, Amir Roth
ISLPED
2005
ACM
87views Hardware» more  ISLPED 2005»
14 years 1 months ago
Runtime identification of microprocessor energy saving opportunities
High power consumption and low energy efficiency have become significant impediments to future performance improvements in modern microprocessors. This paper contributes to the so...
W. L. Bircher, M. Valluri, J. Law, L. K. John