Sciweavers

214 search results - page 10 / 43
» Speeding up power estimation of embedded software
Sort
View
DATE
2006
IEEE
93views Hardware» more  DATE 2006»
14 years 4 months ago
Software annotations for power optimization on mobile devices
Modern applications for mobile devices, such as multimedia video/audio, often exhibit a common behavior: they process streams of incoming data in a regular, predictable way. The r...
Radu Cornea, Alexandru Nicolau, Nikil D. Dutt
ICPP
2002
IEEE
14 years 3 months ago
Software Caching using Dynamic Binary Rewriting for Embedded Devices
A software cache implements instruction and data caching entirely in software. Dynamic binary rewriting offers a means to specialize the software cache miss checks at cache miss t...
Chad Huneycutt, Joshua B. Fryman, Kenneth M. Macke...
DAC
1997
ACM
14 years 3 months ago
COSYN: Hardware-Software Co-Synthesis of Embedded Systems
: Hardware-software co-synthesis is the process of partitioning an embedded system specification into hardware and software modules to meet performance, power and cost goals. In t...
Bharat P. Dave, Ganesh Lakshminarayana, Niraj K. J...
ARCS
2010
Springer
13 years 11 months ago
A Tightly Coupled Accelerator Infrastructure for Exact Arithmetics
Processor speed and available computing power constantly increases, enabling computation of more and more complex problems such as numerical simulations of physical processes. In t...
Fabian Nowak, Rainer Buchty
CASES
2006
ACM
14 years 4 months ago
High-level power analysis for multi-core chips
Technology trends have led to the advent of multi-core chips in the form of both general-purpose chip multiprocessors (CMPs) and embedded multi-processor systems-on-a-chip (MPSoCs...
Noel Eisley, Vassos Soteriou, Li-Shiuan Peh