Sciweavers

386 search results - page 36 / 78
» Static Timing Analysis of Real-Time Operating System Code
Sort
View
ICCAD
2005
IEEE
176views Hardware» more  ICCAD 2005»
14 years 6 months ago
Statistical gate sizing for timing yield optimization
— Variability in the chip design process has been relatively increasing with technology scaling to smaller dimensions. Using worst case analysis for circuit optimization severely...
Debjit Sinha, Narendra V. Shenoy, Hai Zhou
RTAS
2008
IEEE
14 years 3 months ago
WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches
Multi-core chips have been increasingly adopted by microprocessor industry. For real-time systems to safely harness the potential of multi-core computing, designers must be able t...
Jun Yan, Wei Zhang
CORR
2010
Springer
138views Education» more  CORR 2010»
13 years 9 months ago
A Framework for Interactive Work Design based on Digital Work Analysis and Simulation
Due to the flexibility and adaptability of human, manual handling work is still very important in industry, especially for assembly and maintenance work. Well-designed work operat...
Liang Ma, Wei Zhang, Huanzhang Fu, Yang Guo, Damie...
CASES
2005
ACM
13 years 11 months ago
Anomalous path detection with hardware support
Embedded systems are being deployed as a part of critical infrastructures and are vulnerable to malicious attacks due to internet accessibility. Intrusion detection systems have b...
Tao Zhang, Xiaotong Zhuang, Santosh Pande, Wenke L...
DATE
2009
IEEE
139views Hardware» more  DATE 2009»
14 years 3 months ago
Reliable mode changes in real-time systems with fixed priority or EDF scheduling
Abstract—Many application domains require adaptive realtime embedded systems that can change their functionality over time. In such systems it is not only necessary to guarantee ...
Nikolay Stoimenov, Simon Perathoner, Lothar Thiele