Sciweavers

114 search results - page 8 / 23
» Sub-threshold design: the challenges of minimizing circuit e...
Sort
View
ISLPED
2005
ACM
90views Hardware» more  ISLPED 2005»
14 years 1 months ago
Power and thermal effects of SRAM vs. Latch-Mux design styles and clock gating choices
This paper studies the impact on energy efficiency and thermal behavior of design style and clock-gating style in queue and array structures. These structures are major sources of...
Yingmin Li, Mark Hempstead, Patrick Mauro, David B...
TPDS
2010
89views more  TPDS 2010»
13 years 6 months ago
Energy-Efficient Protocol for Deterministic and Probabilistic Coverage in Sensor Networks
—Various sensor types, e.g., temperature, humidity, and acoustic, sense physical phenomena in different ways, and thus, are expected to have different sensing models. Even for th...
Mohamed Hefeeda, Hossein Ahmadi
GLVLSI
2003
IEEE
119views VLSI» more  GLVLSI 2003»
14 years 27 days ago
Simultaneous peak and average power minimization during datapath scheduling for DSP processors
The use of multiple supply voltages for energy and average power reduction is well researched and several works have appeared in the literature. However, in low power design using...
Saraju P. Mohanty, N. Ranganathan, Sunil K. Chappi...
JETC
2008
127views more  JETC 2008»
13 years 6 months ago
Automated module assignment in stacked-Vdd designs for high-efficiency power delivery
With aggressive reductions in feature sizes and the integration of multiple functionalities on the same die, bottlenecks due to I/O pin limitations have become a severe issue in to...
Yong Zhan, Sachin S. Sapatnekar
DATE
2009
IEEE
140views Hardware» more  DATE 2009»
14 years 2 months ago
Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors
Carbon Nanotube Field-Effect Transistors (CNFETs) show big promise as extensions to silicon-CMOS because: 1) Ideal CNFETs can provide significant energy and performance benefits o...
Subhasish Mitra, Jie Zhang, Nishant Patil, Hai Wei