Sciweavers

243 search results - page 33 / 49
» Synchronous Elastic Circuits
Sort
View
SIAMCOMP
2000
66views more  SIAMCOMP 2000»
13 years 8 months ago
Computations of Uniform Recurrence Equations Using Minimal Memory Size
We consider a system of uniform recurrence equations (URE) of dimension one. We show how its computation can be carried out using minimal memory size with several synchronous proc...
Bruno Gaujal, Alain Jean-Marie, Jean Mairesse
ASYNC
2007
IEEE
154views Hardware» more  ASYNC 2007»
14 years 3 months ago
Design of a High-Speed Asynchronous Turbo Decoder
This paper explores the advantages of high performance asynchronous circuits in a semi-custom standard cell environment for high-throughput turbo coding. Turbo codes are high-perf...
Pankaj Golani, Georgios D. Dimou, Mallika Prakash,...
ASYNC
1998
IEEE
100views Hardware» more  ASYNC 1998»
14 years 27 days ago
An Implicit Method for Hazard-Free Two-Level Logic Minimization
None of the available minimizers for exact 2-level hazard-free logic minimization can synthesize very large circuits. This limitation has forced researchers to resort to heuristic...
Michael Theobald, Steven M. Nowick
ICCD
2001
IEEE
90views Hardware» more  ICCD 2001»
14 years 5 months ago
On The Micro-architectural Impact of Clock Distribution Using Multiple PLLs
Clock distribution has traditionally been a circuit design problem with negligible micro-architectural impact. However, for clock distribution networks using multiple phase-locked...
Martin Saint-Laurent, Madhavan Swaminathan, James ...
ISCAS
2006
IEEE
121views Hardware» more  ISCAS 2006»
14 years 2 months ago
Design of a MIMO-OFDM baseband receiver for next-generation wireless LAN
Abstract— In this paper, based on the IEEE 802.11n proposal [1], a MIMO-OFDM baseband receiver design for nextgeneration WLAN is proposed. A MIMO-OFDM receiver with algorithms fo...
Zih-Yin Ding, Chi-Yun Chen, Tzi-Dar Chiueh