Sciweavers

98 search results - page 9 / 20
» Synthesis of Object Oriented Models on Reconfigurable Hardwa...
Sort
View
TVCG
2012
210views Hardware» more  TVCG 2012»
11 years 10 months ago
A 2D Flow Visualization User Study Using Explicit Flow Synthesis and Implicit Task Design
—This paper presents a 2D flow visualization user study that we conducted using new methodologies to increase the objectiveness. We evaluated grid-based variable-size arrows, eve...
Zhanping Liu, Shangshu Cai, J. Edward Swan II, Rob...
ISSS
2002
IEEE
138views Hardware» more  ISSS 2002»
14 years 16 days ago
An Object-Oriented Design Process for System-on-Chip Using UML
The object-oriented design process has been a hot topic in software development since it will improve product quality and productivity significantly, which is also a major issue i...
Tsuneo Nakata, Akio Matsuda, Minoru Shoji, Shinya ...
RECONFIG
2008
IEEE
225views VLSI» more  RECONFIG 2008»
14 years 2 months ago
A Hardware Filesystem Implementation for High-Speed Secondary Storage
Platform FPGAs are capable of hosting entire Linuxbased systems including standard peripherals, integrated network interface cards and even disk controllers on a single chip. File...
Ashwin A. Mendon, Ron Sass
DATE
2005
IEEE
152views Hardware» more  DATE 2005»
14 years 1 months ago
Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips
Technology Roadmap for Semiconductors (ITRS) clearly identifies the integration of electrochemical and electrobiological techniques as one of the system-level design challenges tha...
Fei Su, Krishnendu Chakrabarty
DATE
1999
IEEE
139views Hardware» more  DATE 1999»
13 years 12 months ago
OpenJ: An Extensible System Level Design Language
There is an increasing research interest in system level design languages which can carry designers from specification to implementation of system-on-a-chip. Unfortunately, two of...
Jianwen Zhu, Daniel Gajski