Sciweavers

70 search results - page 7 / 14
» Synthesis of Speed Independent Circuits Based on Decompositi...
Sort
View
DAC
2004
ACM
14 years 8 months ago
Multiple constant multiplication by time-multiplexed mapping of addition chains
An important primitive in the hardware implementations of linear DSP transforms is a circuit that can multiply an input value by one of several different preset constants. We prop...
James C. Hoe, Markus Püschel, Peter Tummeltsh...
ISQED
2005
IEEE
76views Hardware» more  ISQED 2005»
14 years 1 months ago
Technology Mapping for Reliability Enhancement in Logic Synthesis
Abstract— Reliability enhancements are traditionally implemented through redundancies at the system level or through the use of harden-cell-designs at the circuit level. Reliabil...
Zhaojun Wo, Israel Koren
EH
2003
IEEE
117views Hardware» more  EH 2003»
14 years 27 days ago
The Evolutionary Design and Synthesis of Non-Linear Digital VLSI Systems
This paper describes a multi-objective Evolutionary Algorithm (EA) system for the synthesis of efficient non-linear VLSI circuit modules. The EA takes the specification for a no...
Robert Thomson, Tughrul Arslan
ICCAD
1997
IEEE
69views Hardware» more  ICCAD 1997»
13 years 11 months ago
Speeding up technology-independent timing optimization by network partitioning
Technology-independenttimingoptimizationis animportantproblem in logic synthesis. Although many promising techniques have been proposed in the past, unfortunately they are quite s...
Rajat Aggarwal, Rajeev Murgai, Masahiro Fujita
TSD
2004
Springer
14 years 29 days ago
Dynamic Unit Selection for Very Low Bit Rate Coding at 500 bits/sec
This paper presents a new unit selection process for Very Low Bit Rate speech encoding around 500 bits/sec. The encoding is based on speech recognition and speech synthesis technol...
Marc Padellini, François Capman, Genevi&egr...