Sciweavers

85 search results - page 13 / 17
» Synthesizable High Level Hardware Descriptions
Sort
View
DATE
2006
IEEE
128views Hardware» more  DATE 2006»
14 years 2 months ago
Platform-based design of wireless sensor networks for industrial applications
We present a methodology, an environment and supporting tools to map an application on a wireless sensor network (WSN). While the method is quite general, we use extensively an exa...
Alvise Bonivento, Luca P. Carloni, Alberto L. Sang...
DAC
2006
ACM
14 years 4 months ago
Use of C/C++ models for architecture exploration and verification of DSPs
Architectural decisions for DSP modules are often analyzed using high level C models. Such high-level explorations allow early examination of the algorithms and the architectural ...
David Brier, Raj S. Mitra
DAC
2003
ACM
14 years 12 months ago
Data communication estimation and reduction for reconfigurable systems
Widespread adoption of reconfigurable devices requires system level synthesis techniques to take an application written in a high level language and map it to the reconfigurable d...
Adam Kaplan, Philip Brisk, Ryan Kastner
DATE
2006
IEEE
127views Hardware» more  DATE 2006»
14 years 5 months ago
ASIP design and synthesis for non linear filtering in image processing
This paper presents an Application Specific Instruction Set Processor (ASIP) design for the implementation of a class of nonlinear image processing algorithms, the Retinex-like fi...
Luca Fanucci, Michele Cassiano, Sergio Saponara, D...
ISCAS
2006
IEEE
129views Hardware» more  ISCAS 2006»
14 years 4 months ago
JPEG2000 for digital cinema
JPEG2000 is the latest international standard for image compression. It combines state of the art image compression performance with a rich feature set. JPEG2000 codestreams are h...
Ali Bilgin, Michael W. Marcellin