Sciweavers

12333 search results - page 23 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
SIGCSE
2000
ACM
203views Education» more  SIGCSE 2000»
13 years 9 months ago
Operating systems projects built on a simple hardware simulator
Effective teaching of operating system concepts requires projects. This paper describes a series of operating system projects all based on a simple hardware simulator that have be...
John Dickinson
DATE
2003
IEEE
112views Hardware» more  DATE 2003»
14 years 2 months ago
Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0
The concept of a SOC platform architecture introduces the concept of a communication infrastructure. In the transaction-level a finite set of architecture components (memories, ar...
Marco Caldari, Massimo Conti, Massimo Coppola, Ste...
ISSS
2002
IEEE
130views Hardware» more  ISSS 2002»
14 years 2 months ago
System-Level Modeling of a Network Switch SoC
We present the modeling of the high-level design of a next generation network switch from the perspective of a ComputerAided Design (CAD) team within the larger context of a desig...
Andrew S. Cassidy, Christopher P. Andrews, Donald ...
IESS
2009
Springer
182views Hardware» more  IESS 2009»
13 years 6 months ago
Modeling Cache Effects at the Transaction Level
Abstract. Embedded system design complexities are growing exponentially. Demand has increased for modeling techniques that can provide both accurate measurements of delay and fast ...
Ardavan Pedram, David Craven, Andreas Gerstlauer
EMSOFT
2005
Springer
14 years 2 months ago
A unified HW/SW interface model to remove discontinuities between HW and SW design
One major challenge in System-on-Chip (SoC) design is the definition and design of interfaces between hardware and software. Traditional ASIC designer and software designer model ...
Aimen Bouchhima, Xi Chen, Frédéric P...