Sciweavers

12333 search results - page 39 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
DATE
2003
IEEE
76views Hardware» more  DATE 2003»
14 years 2 months ago
Library Functions Timing Characterization for Source-Level Analysis
Execution time estimation of software at source-level is nowadays a crucial phase of the system design flow, especially for portable devices and real-time systems. From a source-...
Carlo Brandolese, William Fornaciari, Fabio Salice...
ICPPW
2009
IEEE
14 years 3 months ago
Hardware Microkernels for Heterogeneous Manycore Systems
Abstract— The migration away from power-hungry, speculative execution procesors towards manycore architectures is good news for the embedded and real-time systems community. Comm...
Jason Agron, David L. Andrews
ISSS
2002
IEEE
124views Hardware» more  ISSS 2002»
14 years 2 months ago
A New Performance Evaluation Approach for System Level Design Space Exploration
Application specific systems have potential for customization of design with a view to achieve a better costperformance-power trade-off. Such customization requires extensive de...
M. Balakrishnan, Anshul Kumar, C. P. Joshi
DATE
1999
IEEE
139views Hardware» more  DATE 1999»
14 years 1 months ago
OpenJ: An Extensible System Level Design Language
There is an increasing research interest in system level design languages which can carry designers from specification to implementation of system-on-a-chip. Unfortunately, two of...
Jianwen Zhu, Daniel Gajski
FPL
2004
Springer
205views Hardware» more  FPL 2004»
14 years 2 months ago
A System Level Resource Estimation Tool for FPGAs
Abstract. High level modeling tools make it possible to synthesize a high performance FPGA design directly from a Simulink model. Accurate estimates of the FPGA resources required ...
Changchun Shi, James Hwang, Scott McMillan, Ann Ro...