Sciweavers

5744 search results - page 93 / 1149
» System level design, a VHDL based approach
Sort
View
LREC
2010
196views Education» more  LREC 2010»
15 years 7 months ago
Event Models for Historical Perspectives: Determining Relations between High and Low Level Events in Text, Based on the Classifi
In this paper, we report on a study that was performed within the "Semantics of History" project on how descriptions of historical events are realized in different types...
Agata Cybulska, Piek Vossen
BCS
2008
15 years 7 months ago
Compiling C-like Languages to FPGA Hardware: Some Novel Approaches Targeting Data Memory Organisation
This paper describes our approaches to raise the level of abstraction at which hardware suitable for accelerating computationally-intensive applications can be specified. Field-Pr...
Qiang Liu, George A. Constantinides, Konstantinos ...
VLSID
2004
IEEE
119views VLSI» more  VLSID 2004»
16 years 6 months ago
Rapid Prototyping for Configurable System-on-a-Chip Platforms: A Simulation Based Approach
The design of any application on a configurable System-on-a-Chip (SoC) like Atmel's FPSLIC is subject to a lot of constraints stemming from requirements of the application an...
Jens Bieger, Sorin A. Huss, Michael Jung, Stephan ...
LCTRTS
1998
Springer
15 years 10 months ago
Automatic Accurate Time-Bound Analysis for High-Level Languages
This paper describes a general approach for automatic and accurate time-bound analysis. The approach consists of transformations for building time-bound functions in the presence ...
Yanhong A. Liu, Gustavo Gomez
VLSID
2002
IEEE
128views VLSI» more  VLSID 2002»
16 years 6 months ago
System-Level Point-to-Point Communication Synthesis using Floorplanning Information
: In this paper, we present a point-to-point (P2P) communication synthesis methodology for SystemOn-Chip (SOC) design. We consider real-time systems where IP selection, mapping and...
Jingcao Hu, Yangdong Deng, Radu Marculescu