Sciweavers

897 search results - page 168 / 180
» System-Level Design for FPGAs
Sort
View
JRTIP
2008
118views more  JRTIP 2008»
13 years 8 months ago
Custom parallel caching schemes for hardware-accelerated image compression
Abstract In an effort to achieve lower bandwidth requirements, video compression algorithms have become increasingly complex. Consequently, the deployment of these algorithms on Fi...
Su-Shin Ang, George A. Constantinides, Wayne Luk, ...
DAC
2003
ACM
14 years 9 months ago
Data communication estimation and reduction for reconfigurable systems
Widespread adoption of reconfigurable devices requires system level synthesis techniques to take an application written in a high level language and map it to the reconfigurable d...
Adam Kaplan, Philip Brisk, Ryan Kastner
VLSID
2009
IEEE
144views VLSI» more  VLSID 2009»
14 years 9 months ago
Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications
The current paradigm of using Cu interconnects for on-chip global communication is rapidly becoming a serious performance bottleneck in ultra-deep submicron (UDSM) technologies. C...
Sudeep Pasricha, Nikil Dutt, Fadi J. Kurdahi
SAFECOMP
2009
Springer
14 years 3 months ago
Establishing a Framework for Dynamic Risk Management in 'Intelligent' Aero-Engine Control
The behaviour of control functions in safety critical software systems is typically bounded to prevent the occurrence of known system level hazards. These bounds are typically deri...
Zeshan Kurd, Tim Kelly, John A. McDermid, Radu Cal...
CNSR
2008
IEEE
140views Communications» more  CNSR 2008»
14 years 3 months ago
An Approach for Optimal Bandwidth Allocation in Packet Processing Systems
The increasing demand for more bandwidth and the increased application variety fuel the need for high performance network processors. A simple but highly repetitive task performed...
Mahmood Ahmadi, Stephan Wong