Sciweavers

88 search results - page 9 / 18
» System-Level Modeling of Dynamically Reconfigurable Hardware...
Sort
View
CASES
2006
ACM
13 years 11 months ago
Incremental elaboration for run-time reconfigurable hardware designs
We present a new technique for compiling run-time reconfigurable hardware designs. Run-time reconfigurable embedded systems can deliver promising benefits over implementations in ...
Arran Derbyshire, Tobias Becker, Wayne Luk
ARC
2008
Springer
112views Hardware» more  ARC 2008»
13 years 9 months ago
Lossless Compression for Space Imagery in a Dynamically Reconfigurable Architecture
Abstract. This paper presents a novel dynamically reconfigurable hardware architecture for lossless compression and its optimization for space imagery. The proposed system makes us...
Xiaolin Chen, Cedric Nishan Canagarajah, Raffaele ...
DATE
2004
IEEE
136views Hardware» more  DATE 2004»
13 years 11 months ago
An Integrated Design and Verification Methodology for Reconfigurable Multimedia Systems
Recently a lot of multimedia applications are emerging on portable appliances. They require both the flexibility of upgradeable devices (traditionally software based) and a powerf...
Michele Borgatti, Andrea Capello, Umberto Rossi, J...
ICCD
2006
IEEE
157views Hardware» more  ICCD 2006»
14 years 4 months ago
Dynamic Co-Processor Architecture for Software Acceleration on CSoCs
By integrating one or more (hard or soft) CPU core on the chip, new generation platform FPGAs have become configurable systems on a chip (CSoC) that support a combined software an...
Abhishek Mitra, Zhi Guo, Anirban Banerjee, Walid A...

Lecture Notes
1005views
15 years 7 months ago
Lectures on reconfigurable computing
Driven by recent innovations in Field-Programmable Gate Arrays (FPGAs), reconfigurable computing offers unique ways to accelerate key algorithms. FPGAs offer a programmable logic f...
Sherief Reda