3340 search results - page 165 / 668 » Teaching networking hardware |
117
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architec...
127
click to vote
ADHOCNOW
2005
Springer
15 years 10 months ago
2005
Springer
In this paper we describe the deployment of an offshore wireless sensor network and the lightweight intelligence that was integrated into the data acquisition and forwarding softwa...
136
click to vote
ICCAD
2000
IEEE
15 years 8 months ago
2000
IEEE
We address optimizing multi-valued (MV) logic functions in a multi-level combinational logic network. Each node in the network, called an MV-node, has multi-valued inputs and sing...
128
click to vote
ISCAS
1999
IEEE
15 years 8 months ago
1999
IEEE
A signal su ers from nonlinear, linear, and additive distortion when transmitted through a channel. Linear equalizers are commonly used in receivers to compensate for linear chann...
112
click to vote
ICCAD
1993
IEEE
15 years 8 months ago
1993
IEEE
In this paper, we look at the problem of inverter minimization in multi-level logic networks. The network is specified in terms of a set of base functions and the inversion opera...