3340 search results - page 177 / 668 » Teaching networking hardware |
133
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
Design closure becomes hard to achieve at physical layout stage due to the emergence of long global interconnects. Consequently, interconnect planning needs to be integrated in hi...
136
click to vote
SBACPAD
2007
IEEE
15 years 10 months ago
2007
IEEE
In this paper, an adaptive wormhole router for a flexible on-chip interconnection network is proposed and implemented for a Chip-Multi Processor (CMP). It adopts a wormhole switc...
120
click to vote
DATE
2006
IEEE
15 years 10 months ago
2006
IEEE
Systems integration is a major challenge in many industries. Systematic analysis of the complex integration effects, especially with respect to timing and performance, significant...
122
click to vote
ISCA
2006
IEEE
15 years 10 months ago
2006
IEEE
We show that the problem of communication in a quantum computer reduces to constructing reliable quantum channels by distributing high-fidelity EPR pairs. We develop analytical m...
121
click to vote
ASYNC
2005
IEEE
15 years 10 months ago
2005
IEEE
Networks on Chip that can guarantee Quality of Service (QNoC) are based on special routers that can support multiple service levels. GALS SoCs call for asynchronous NoC implementa...