Sciweavers

3340 search results - page 207 / 668
» Teaching networking hardware
Sort
View
159
Voted
ARC
2010
Springer
126views Hardware» more  ARC 2010»
15 years 2 months ago
Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip
The SIMD parallel systems play a crucial role in the field of intensive signal processing. For most the parallel systems, communication networks are considered as one of the challe...
Mouna Baklouti, Philippe Marquet, Jean-Luc Dekeyse...
142
Voted
ICCAD
2010
IEEE
141views Hardware» more  ICCAD 2010»
15 years 2 months ago
Local clock skew minimization using blockage-aware mixed tree-mesh clock network
Clock network construction is one key problem in high performance VLSI design. Reducing the clock skew variation is one of the most important objectives during clock network synthe...
Linfu Xiao, Zigang Xiao, Zaichen Qian, Yan Jiang, ...
168
Voted
SIGMETRICS
2011
ACM
270views Hardware» more  SIGMETRICS 2011»
14 years 7 months ago
Scalable monitoring via threshold compression in a large operational 3G network
Threshold-based performance monitoring in large 3G networks is very challenging for two main factors: large network scale and dynamics in both time and spatial domains. There exis...
Suk-Bok Lee, Dan Pei, MohammadTaghi Hajiaghayi, Io...
MOBIHOC
2003
ACM
16 years 4 months ago
Lightweight sensing and communication protocols for target enumeration and aggregation
The development of lightweight sensing and communication protocols is a key requirement for designing resource constrained sensor networks. This paper introduces a set of efficien...
Qing Fang, Feng Zhao, Leonidas J. Guibas
DATE
2009
IEEE
119views Hardware» more  DATE 2009»
15 years 11 months ago
On-chip communication architecture exploration for processor-pool-based MPSoC
— MPSoC is evolving towards processor-pool (PP)-based architectures, which employ hierarchical on-chip network for inter- and intra-PP communication. Since the design space of PP...
Young-Pyo Joo, Sungchan Kim, Soonhoi Ha