3340 search results - page 231 / 668 » Teaching networking hardware |
134
click to vote
DATE
2008
IEEE
15 years 11 months ago
2008
IEEE
This paper proposes an efficient method to find the worst case of voltage violation by multi-domain clock gating in an on-chip power network. We first present a voltage response i...
146
click to vote
ISCAS
2008
IEEE
15 years 11 months ago
2008
IEEE
— Long distance, low data-rate UWB communication for sensor network applications requires a highly energy efficient transceiver combined with circuit and system-level optimizati...
134
click to vote
DATE
2007
IEEE
15 years 11 months ago
2007
IEEE
— Recent efforts to address microprocessor power dissipation through aggressive supply voltage scaling and power management require that designers be increasingly cognizant of po...
135
click to vote
DATE
2006
IEEE
15 years 10 months ago
2006
IEEE
NoC architectures can be adopted to support general communications among multiple IPs over multi-processor Systems on Chip (SoCs). In this work we illustrate the modeling and simu...
148
click to vote
DATE
2006
IEEE
15 years 10 months ago
2006
IEEE
A communication-centric design approach, Networks on Chips (NoCs), has emerged as the design paradigm for designing a scalable communication infrastructure for future Systems on C...