Sciweavers

3340 search results - page 235 / 668
» Teaching networking hardware
Sort
View
ASAP
2007
IEEE
175views Hardware» more  ASAP 2007»
15 years 6 months ago
Scalable Multi-FPGA Platform for Networks-On-Chip Emulation
Interconnect validation is an important early step toward global SoC (System-On-Chip) validation. Fast performances evaluation and design space exploration for NoCs (Networks-On-C...
Abdellah-Medjadji Kouadri-Mostefaoui, Benaoumeur S...
IPPS
2007
IEEE
15 years 11 months ago
Evaluation of Remote Memory Access Communication on the Cray XT3
This paper evaluates remote memory access (RMA) communication capabilities and performance on the Cray XT3. We discuss properties of the network hardware and Portals networking so...
Vinod Tipparaju, Andriy Kot, Jarek Nieplocha, Moni...
CAMP
2005
IEEE
15 years 10 months ago
Restoration of Vertical Line Scratches with a Distributed Genetic Algorithm
— This contribution approaches the problem of scratch restoration in old movies as a optimisation’s problem. The functional based on the statistical properties of the image aro...
Francesco Isgrò, Domenico Tegolo
ISCAS
2005
IEEE
149views Hardware» more  ISCAS 2005»
15 years 10 months ago
Advances in QoS path(s) selection problem
— In this paper we provide a survey of three classes of combinatorial optimization problems that arise in communication network analysis. These problems, referred to as QoS (Qual...
Krishnaiyan Thulasiraman, Ying Xiao, Guoliang Xue
ICES
2003
Springer
125views Hardware» more  ICES 2003»
15 years 10 months ago
Evolving Reinforcement Learning-Like Abilities for Robots
Abstract. In [8] Yamauchi and Beer explored the abilities of continuous time recurrent neural networks (CTRNNs) to display reinforcementlearning like abilities. The investigated ta...
Jesper Blynel